Repository navigation
Complete synthetic logical and control instruction milestones - #21
Merged
Merged
Conversation
…lification Qualify known integer behavior and defer unresolved CPU protocols
ilehtoranta
marked this pull request as ready for review
October 9, 2026 21:35
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The synthetic suite adds logical, bit, shift, atomic and control/system coverage for all seven CPU models and the A1200 EC020 profile. Shared fixtures use independent architectural expectations. The approved coverage and five explicitly deferred qualification areas are recorded in
docs/COPPER68K_QUALIFICATION_SCOPE.json; known coverage acceptance does not claim exhaustive hardware qualification.This branch now incorporates mainline through ddc7530, resolving the 68010, 68040 and 68060 source/test conflicts. It preserves mainline's three-level 040/060 paging and 060 FPU implementation alongside the synthetic suite's validated exception, continuation and context-copy corrections. Combined-source fixes preserve MOVES invalid-operand exception priority, reject unassigned 060 F-line operands before inherited FPU decoding, retain the proper access-error frame for transparent protection faults with paging disabled, and preserve selected-space PTEST behavior. A dedicated regression covers transparent protection frames on both 040 and 060.
Fixtures now use mainline's root-pointer masks, real paging descriptors and 040 instruction-cache enable bit. CI packs without duplicating CPU/AHX tests; its explicit full CPU run, required architectural coverage gate and AHX checks remain enabled. The source package version is 1.5.4-synthetic-dev.1, a development version only.
Validation of the final merged source:
Prior reference and mutation evidence remains documented in the qualification records; this conflict-resolution validation does not claim new external-reference, physical-hardware or native ROM/media replays. FPU arithmetic, enabled MMU operation, physical pipeline/cache qualification and OS compatibility remain outside the synthetic roadmap's acceptance gate. Mainline MMU/FPU features are retained and their ordinary regressions pass.
No package is published, no PR is merged, and unrelated CopperScreen/CopperMod working changes remain untouched.