Port gHashTag/trinity:fpga/openxc7-synth/blink_fixed.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synth/blin by gHashTag · Pull Request #6985 · gHashTag/t27

gHashTag · 2026-10-06T17:00:16Z

Written by a bee on queen-6265 and published by tools/queen/publish.py. The branch itself is the bee's; the second commit is the coordination entry every pull request must add, which a bee has no way to know about.

1 file changed, 186 insertions(+)

🤖 Generated with Claude Code

- Add blink_fixed.t27 module with counter state and LED control functions - Port 26-bit counter behavior from original Verilog module - Add comprehensive tests covering counter operations and LED output - Include validation and invariant checks - All tests pass with 100% success rate Closes #6265

A pull request must add exactly one docs/now entry and a bee has no way to know that: its brief names a boundary file and acceptance criteria, and docs/now/ is neither. The publisher adds it rather than failing the gate. Closes #6265 Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>

github-actions · 2026-10-06T17:48:01Z

PR Dashboard

Generated at: 2026-10-06 17:47:52 UTC

spec(queen): actors control lane, call, backoff, hung turn, dead letters (Closes #6972 #6974 #6975 #6976 #6990 #6991 #6992) #7001 spec(queen): actors control lane, call, backoff, hung turn, dead letters (Closes #6972 #6974 #6975 #6976 #6990 #6991 #6992) | Created: 2026-10-06 | Updated: 2026-10-06 | 27 failing / 28 total
crm-story-reel v28: a retry renders only the empty clip slots #7000 crm-story-reel v28: a retry renders only the empty clip slots | Created: 2026-10-06 | Updated: 2026-10-06 | 23 failing / 24 total
t27b: an untyped var takes the reference's u32/u64 width; an untyped undefined const is accepted (Closes #6967) #6998 t27b: an untyped var takes the reference's u32/u64 width; an untyped undefined const is accepted (Closes #6967) | Created: 2026-10-06 | Updated: 2026-10-06 | 29 failing / 33 total
Port scripts/gen_w633.py (Python, 3 functions) to specs/port/scripts/gen_w633.t27 (Closes #6711) #6997 Port scripts/gen_w633.py (Python, 3 functions) to specs/port/scripts/gen_w633.t27 (Closes #6711) | Created: 2026-10-06 | Updated: 2026-10-06 | 27 failing / 30 total
fix(codegen): gen-rust enum order and gen-zig float-call cast (#6941) #6994 fix(codegen): gen-rust enum order and gen-zig float-call cast (#6941) | Created: 2026-10-06 | Updated: 2026-10-06 | 30 failing / 34 total
gen-verilog and gen-verilog-hir: hello_world.t27 output is refused by iverilog, verilator and yosys #6987 gen-verilog and gen-verilog-hir: hello_world.t27 output is refused by iverilog, verilator and yosys | Created: 2026-10-06 | Updated: 2026-10-06 | 14 failing / 28 total
Port bootstrap/src/compiler.rs lines 29796-29869 (Rust, 10 functions) to specs/port/bootstrap/src/compiler/HirIpCatalog_ #6986 Port bootstrap/src/compiler.rs lines 29796-29869 (Rust, 10 functions) to specs/port/bootstrap/src/compiler/HirIpCatalog_ | Created: 2026-10-06 | Updated: 2026-10-06 | 13 failing / 29 total
Port gHashTag/trinity:fpga/openxc7-synth/blink_fixed.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synth/blin #6985 Port gHashTag/trinity:fpga/openxc7-synth/blink_fixed.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synth/blin | Created: 2026-10-06 | Updated: 2026-10-06 | 15 failing / 28 total
Port bootstrap/src/compiler.rs lines 28704-28852 (Rust, 7 functions) to specs/port/bootstrap/src/compiler/HirClockDomain #6984 Port bootstrap/src/compiler.rs lines 28704-28852 (Rust, 7 functions) to specs/port/bootstrap/src/compiler/HirClockDomain | Created: 2026-10-06 | Updated: 2026-10-06 | 11 failing / 29 total
Port bootstrap/src/enrichment/mod.rs (Rust, 2 functions) to specs/port/bootstrap/src/enrichment/mod.t27 #6983 Port bootstrap/src/enrichment/mod.rs (Rust, 2 functions) to specs/port/bootstrap/src/enrichment/mod.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 10 failing / 29 total
Port bootstrap/src/compiler.rs lines 30624-30746 (Rust, 8 functions) to specs/port/bootstrap/src/compiler/VcdVarKind_vcd #6982 Port bootstrap/src/compiler.rs lines 30624-30746 (Rust, 8 functions) to specs/port/bootstrap/src/compiler/VcdVarKind_vcd | Created: 2026-10-06 | Updated: 2026-10-06 | 8 failing / 29 total
Port bootstrap/src/compiler.rs lines 29059-29184 (Rust, 7 functions) to specs/port/bootstrap/src/compiler/HirApbBridge_n #6981 Port bootstrap/src/compiler.rs lines 29059-29184 (Rust, 7 functions) to specs/port/bootstrap/src/compiler/HirApbBridge_n | Created: 2026-10-06 | Updated: 2026-10-06 | 7 failing / 29 total
spec(crm-story-reel): v27 gallery preview draws the render's end-card defaults (Refs #6973) #6980 spec(crm-story-reel): v27 gallery preview draws the render's end-card defaults (Refs #6973) | Created: 2026-10-06 | Updated: 2026-10-06 | 25 failing / 28 total
Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/api/services/openclaw/claw-session.ts (TypeScript, 3 function #6979 Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/api/services/openclaw/claw-session.ts (TypeScript, 3 function | Created: 2026-10-06 | Updated: 2026-10-06 | 4 failing / 29 total
Port gHashTag/trinity:src/server_main.zig (Zig, 1 function) to specs/port/trinity/src/server_main.t27 #6978 Port gHashTag/trinity:src/server_main.zig (Zig, 1 function) to specs/port/trinity/src/server_main.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 5 failing / 29 total
"Power analysis regression" is nine echo lines and never opens the file it names #6977 "Power analysis regression" is nine echo lines and never opens the file it names | Created: 2026-10-06 | Updated: 2026-10-06 | 10 failing / 35 total
feat(t27b): std.mem.eql/indexOf on byte slices and byte-array pointers (Closes #6961) #6970 feat(t27b): std.mem.eql/indexOf on byte slices and byte-array pointers (Closes #6961) | Created: 2026-10-06 | Updated: 2026-10-06 | 10 failing / 36 total
fix(numeric): settle gf16.t27 against FORMAT-SPEC-001 -- no subnormals, ties toward zero, NaN 0xFE01, exponent mask (#6940) #6969 fix(numeric): settle gf16.t27 against FORMAT-SPEC-001 -- no subnormals, ties toward zero, NaN 0xFE01, exponent mask (#6940) | Created: 2026-10-06 | Updated: 2026-10-06 | 29 failing / 33 total
t27b: a module var written at the top of a test is a write to module state (Closes #6911) #6965 t27b: a module var written at the top of a test is a write to module state (Closes #6911) | Created: 2026-10-06 | Updated: 2026-10-06 | 6 failing / 33 total
Port bootstrap/src/cc_gate.rs (Rust, 4 functions) to specs/port/bootstrap/src/cc_gate.t27 #6960 Port bootstrap/src/cc_gate.rs (Rust, 4 functions) to specs/port/bootstrap/src/cc_gate.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 1 failing / 26 total
Port bootstrap/src/compiler.rs lines 30006-30113 (Rust, 8 functions) to specs/port/bootstrap/src/compiler/AsmRelocEntry_ #6959 Port bootstrap/src/compiler.rs lines 30006-30113 (Rust, 8 functions) to specs/port/bootstrap/src/compiler/AsmRelocEntry_ | Created: 2026-10-06 | Updated: 2026-10-06 | 3 failing / 26 total
gen-zig: a one-element array constant ([1]u32 = [48]) makes test-report BLOCK trinity specs/reproduce/contracts.t27 #6958 gen-zig: a one-element array constant ([1]u32 = [48]) makes test-report BLOCK trinity specs/reproduce/contracts.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 13 failing / 37 total
Port gHashTag/trinity:src/tri/gen_lockfree_stack.zig (Zig, 4 functions) to specs/port/trinity/src/tri/gen_lockfree_stack #6957 Port gHashTag/trinity:src/tri/gen_lockfree_stack.zig (Zig, 4 functions) to specs/port/trinity/src/tri/gen_lockfree_stack | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
Port gHashTag/trinity:src/cli/railway_deployment_create.zig (Zig, 1 function) to specs/port/trinity/src/cli/railway_depl #6956 Port gHashTag/trinity:src/cli/railway_deployment_create.zig (Zig, 1 function) to specs/port/trinity/src/cli/railway_depl | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
Port bootstrap/src/compiler.rs lines 29336-29485 (Rust, 7 functions) to specs/port/bootstrap/src/compiler/HirFormalConfi #6955 Port bootstrap/src/compiler.rs lines 29336-29485 (Rust, 7 functions) to specs/port/bootstrap/src/compiler/HirFormalConfi | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
Implement part 2 of 2 of the empty bodies in specs/depin/prove.t27 (3 functions) #6954 Implement part 2 of 2 of the empty bodies in specs/depin/prove.t27 (3 functions) | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
Four sources state the catalogue size and give four numbers: 109 is canonical, and nine repeated names are unexplained #6953 Four sources state the catalogue size and give four numbers: 109 is canonical, and nine repeated names are unexplained | Created: 2026-10-06 | Updated: 2026-10-06 | 4 failing / 28 total
Port fpga/verilog/gft_smul_jtag.v (Verilog, 1 module) to specs/port/fpga/verilog/gft_smul_jtag.t27 #6952 Port fpga/verilog/gft_smul_jtag.v (Verilog, 1 module) to specs/port/fpga/verilog/gft_smul_jtag.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 1 failing / 26 total
Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/lib/serialize-error.ts (TypeScript, 1 function) to specs/port #6951 Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/lib/serialize-error.ts (TypeScript, 1 function) to specs/port | Created: 2026-10-06 | Updated: 2026-10-06 | 1 failing / 26 total
Implement part 1 of 2 of the empty bodies in specs/tools/tri_to_t27_converter.t27 (8 functions) #6935 Implement part 1 of 2 of the empty bodies in specs/tools/tri_to_t27_converter.t27 (8 functions) | Created: 2026-10-06 | Updated: 2026-10-06 | 3 failing / 26 total
Queen: log why a bee run ended with no diff (56% of queen-* branches in 7 days, cause not recorded) #6934 Queen: log why a bee run ended with no diff (56% of queen-* branches in 7 days, cause not recorded) | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/api/routes/monitoring.ts (TypeScript, 1 function) to specs/po #6933 Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/api/routes/monitoring.ts (TypeScript, 1 function) to specs/po | Created: 2026-10-06 | Updated: 2026-10-06 | 1 failing / 26 total
Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/tools/acl/acl-embeddings.ts (TypeScript, 7 functions) to spec #6932 Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/tools/acl/acl-embeddings.ts (TypeScript, 7 functions) to spec | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
Port gHashTag/trinity:src/tri/gen_bplus_tree.zig (Zig, 6 functions) to specs/port/trinity/src/tri/gen_bplus_tree.t27 #6931 Port gHashTag/trinity:src/tri/gen_bplus_tree.zig (Zig, 6 functions) to specs/port/trinity/src/tri/gen_bplus_tree.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
The catalog has two generation paths; one feeds nothing, its only consumer is broken, and a permanent warning carries no #6930 The catalog has two generation paths; one feeds nothing, its only consumer is broken, and a permanent warning carries no | Created: 2026-10-06 | Updated: 2026-10-06 | 4 failing / 28 total
Port fpga/vivado/gf16_mul.v (Verilog, 1 module) to specs/port/fpga/vivado/gf16_mul.t27 #6929 Port fpga/vivado/gf16_mul.v (Verilog, 1 module) to specs/port/fpga/vivado/gf16_mul.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
heap_sort.t27: unsigned loop underflow and a wrong expected output #6928 heap_sort.t27: unsigned loop underflow and a wrong expected output | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
t27c test-report exits 0 when tests fail #6927 t27c test-report exits 0 when tests fail | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 26 total
t27b: source-level differential fuzzer against t27c gen-zig (tri t27b fuzz) #6926 t27b: source-level differential fuzzer against t27c gen-zig (tri t27b fuzz) | Created: 2026-10-06 | Updated: 2026-10-06 | 3 failing / 33 total
fix(t27c): seal records spec_path relative to the store, refuses a spec outside it (Closes #6913) #6925 fix(t27c): seal records spec_path relative to the store, refuses a spec outside it (Closes #6913) | Created: 2026-10-06 | Updated: 2026-10-06 | 2 failing / 37 total
Port gHashTag/trios:crates/trios-vsa/rings/VS-01/src/lib.rs (Rust, 3 functions) to specs/port/trios/crates/trios-vsa/rin #6923 Port gHashTag/trios:crates/trios-vsa/rings/VS-01/src/lib.rs (Rust, 3 functions) to specs/port/trios/crates/trios-vsa/rin | Created: 2026-10-06 | Updated: 2026-10-06 | 4 failing / 26 total
Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/api/routes/queen-runners.ts (TypeScript, 4 functions) to spec #6922 Port gHashTag/BrowserOS:trios/agent-server/apps/server/src/api/routes/queen-runners.ts (TypeScript, 4 functions) to spec | Created: 2026-10-06 | Updated: 2026-10-06 | 5 failing / 26 total
Port bootstrap/src/weight_bram.rs (Rust, 4 functions) to specs/port/bootstrap/src/weight_bram.t27 #6921 Port bootstrap/src/weight_bram.rs (Rust, 4 functions) to specs/port/bootstrap/src/weight_bram.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 5 failing / 26 total
Port gHashTag/trios:crates/trios-trainer/src/train_loop.rs (Rust, 3 functions) to specs/port/trios/crates/trios-trainer/ #6920 Port gHashTag/trios:crates/trios-trainer/src/train_loop.rs (Rust, 3 functions) to specs/port/trios/crates/trios-trainer/ | Created: 2026-10-06 | Updated: 2026-10-06 | 4 failing / 26 total
Port bootstrap/src/source_kind.rs (Rust, 4 functions) to specs/port/bootstrap/src/source_kind.t27 #6919 Port bootstrap/src/source_kind.rs (Rust, 4 functions) to specs/port/bootstrap/src/source_kind.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 5 failing / 26 total
Port fpga/vivado/gf16_matmul4x4_top.v (Verilog, 1 module) to specs/port/fpga/vivado/gf16_matmul4x4_top.t27 #6918 Port fpga/vivado/gf16_matmul4x4_top.v (Verilog, 1 module) to specs/port/fpga/vivado/gf16_matmul4x4_top.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 4 failing / 26 total
Port gHashTag/trios:crates/trios-mesh/src/identity.rs (Rust, 2 functions) to specs/port/trios/crates/trios-mesh/src/iden #6917 Port gHashTag/trios:crates/trios-mesh/src/identity.rs (Rust, 2 functions) to specs/port/trios/crates/trios-mesh/src/iden | Created: 2026-10-06 | Updated: 2026-10-06 | 5 failing / 26 total
Port gHashTag/trios:crates/trios-server/src/tools/git.rs (Rust, 7 functions) to specs/port/trios/crates/trios-server/src #6916 Port gHashTag/trios:crates/trios-server/src/tools/git.rs (Rust, 7 functions) to specs/port/trios/crates/trios-server/src | Created: 2026-10-06 | Updated: 2026-10-06 | 5 failing / 26 total
Port gHashTag/trios:crates/trios-crypto/build.rs (Rust, 1 function) to specs/port/trios/crates/trios-crypto/build.t27 #6915 Port gHashTag/trios:crates/trios-crypto/build.rs (Rust, 1 function) to specs/port/trios/crates/trios-crypto/build.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 4 failing / 26 total
Port bootstrap/src/bridge.rs (Rust, 4 functions) to specs/port/bootstrap/src/bridge.t27 #6914 Port bootstrap/src/bridge.rs (Rust, 4 functions) to specs/port/bootstrap/src/bridge.t27 | Created: 2026-10-06 | Updated: 2026-10-06 | 5 failing / 26 total

Summary

Status	Count
Total Open PRs	50
PRs with Failing Checks	48
PRs with All Checks Green	2
READY	0
FAILING	48
PENDING	0
NO CHECKS YET	0

These columns do not partition: 0 + 48 + 0 + 0 = 48, and there are 50 open PRs. A PR is being counted twice or not at all.

Seal Status

⚠️ STALE -- sha256(compiler.rs)=b23641f01baa != manifest seal=87e5cbd3ad94.
The committed NMSE numbers were certified against an older compiler.rs.
Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

Trinity Bee and others added 2 commits October 4, 2026 21:53

gHashTag enabled auto-merge (squash) October 7, 2026 07:24

gHashTag merged commit a73462d into master Oct 7, 2026
27 of 29 checks passed

Navigation Menu

Repository navigation

Port gHashTag/trinity:fpga/openxc7-synth/blink_fixed.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synth/blin - #6985

Port gHashTag/trinity:fpga/openxc7-synth/blink_fixed.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synth/blin#6985
gHashTag merged 2 commits into
masterfrom
queen-6265

gHashTag commented Oct 6, 2026

Uh oh!

github-actions Bot commented Oct 6, 2026

Uh oh!

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

2 participants

Conversation

gHashTag commented Oct 6, 2026

Uh oh!

github-actions Bot commented Oct 6, 2026

PR Dashboard

Summary

Seal Status

Uh oh!

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

2 participants