A robot-specific processing unit. Contains CPUs, FPGAs and GPUs and maps ROS efficiently to them for best performance.
-
Updated
Apr 12, 2023
A robot-specific processing unit. Contains CPUs, FPGAs and GPUs and maps ROS efficiently to them for best performance.
Hardware accelerator for Image processing in FPGA
A synthesizable 32-bit RISC-V RV32I single-cycle processor integrated with a memory-mapped MAC AI accelerator for hardware vector dot-product offloading, built in SystemVerilog with full verification and Python software toolchain.
Hard Tech Fund
Add a description, image, and links to the hardwareaccelerator topic page so that developers can more easily learn about it.
To associate your repository with the hardwareaccelerator topic, visit your repo's landing page and select "manage topics."