A 4 KiB write-back L1 cache with C++ trace replay, SECDED RAS, optional MSI coherence and SRAM BIST, assertions, mutations, coverage, and architecture tradeoffs.
cpp ecc cache systemverilog computer-architecture uvm formal-verification ras verilator axi4 design-verification cache-verification
-
Updated
Sep 1, 2026 - Python