Skip to content

feat(distill): SVD width-stitch + ara-diac-tiny-stitched rung - #73

Merged
ronaldtse merged 1 commit into
mainfrom
feat/tiny-stitched
Aug 29, 2026
Merged

feat(distill): SVD width-stitch + ara-diac-tiny-stitched rung#73
ronaldtse merged 1 commit into
mainfrom
feat/tiny-stitched

Conversation

@ronaldtse

Copy link
Copy Markdown
Contributor

The capacity law (from-scratch collapses; init is the variable) now
has clean Arabic evidence (run-005: 74.68 vs gate 3.07). This rung
changes exactly that variable: same d384 width, same clean labels,
same gate - but SVD-stitched down from pretrained ByT5-small
(d1472 enc12/dec4 gated-gelu; ~27M params = ~27MB int8, the browser
budget).

  • svd_stitch_state: per-tensor top-singular-subspace projection
    (2-D shrink each dim independently; 1-D/N-D slice), unit-tested
    for shape coverage and subspace-action preservation
  • both student-config builders stitch when student_init is set;
    feed_forward_proj becomes a passthrough (gated-gelu needed to
    match ByT5 FF weight names)
  • spec in distill_specs.yaml; evidence arc recorded in
    TODO.distribution/00-overview.md for paper/history

svd_stitch_state projects pretrained wide weights into a narrow
state dict preserving the top singular subspace per tensor; the
config builders stitch instead of random-initing when a spec sets
both student_config and student_init. New rung: same d384 width as
the collapsed from-scratch run-005, init from pretrained ByT5-small
(~27M params = ~27MB int8), clean r6 labels, gate <= 3.07. Also
records the capacity-law evidence arc in the distribution history.
@ronaldtse
ronaldtse merged commit 8118371 into main Aug 29, 2026
7 of 10 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant