Skip to content

Refactor the branch instruction generator #4

Description

@icaroVerilog

Ive founded an error in the address generation step, the address are wrong generated because the shitft are not implemented

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions