Skip to content

feat(verified): FPGA region identity and partial-image admission (Phase G of #6655) - #6717

Merged
gHashTag merged 1 commit into
masterfrom
vc-region
Oct 6, 2026
Merged

gHashTag merged 1 commit into
masterfrom
vc-region

Conversation

@gHashTag

@gHashTag gHashTag commented Oct 6, 2026

Copy link
Copy Markdown
Owner

Closes #6716
Phase G of #6655.

specs/verified/region.t27:

  • Region identity is four parts -- design, boundary (the port contract poc a/b proved at the header level), placement (the fabric span), toolchain -- compared with reuse.t27's PART codes.
  • image_admits(): a partial image enters a region only when all four parts are SAME and its seal verified as a pass (seal_check.t27 verdict). First differing part names itself in fixed order; an unestablishable part rejects the whole admission as UNKNOWN; matching-but-unsealed rejects too.
  • Placement conflict: overlap is symmetric and catches containment; a span touching at a_lo == b_hi is NOT an overlap; an empty or inverted span is not a placement.
  • slot_swappable(): same boundary + same placement, implementation free to differ -- the rule the PoC's two PocSlots satisfied.
  • partial_update_state(): the adapter triad -- device evidence VERIFIED, no transcript UNPROVEN, failing adapter BLOCKED. The device side itself stays in specs/fpga/adapter.t27; this file stops at admission.
  • partial_update_allowed(): static region must be SAME through a slot swap, else it is a whole-design rebuild.

Checks (Railway lab, master t27c): 10/10 zig tests; 7/7 mutants killed by test asserts -- the first run had one survivor (the a_lo == b_hi touching edge) and an accidentally self-inflicted in-body ; comment that masked everything as compile errors, both fixed and rerun clean; gen-verilog + gen-c exit 0; seal hashes MATCH.

🤖 Generated with Claude Code

…se G of #6655)

Closes #6716

Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com>
@github-actions

github-actions Bot commented Oct 6, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-10-06 10:16:42 UTC

Summary

Status Count
Total Open PRs 50
PRs with Failing Checks 36
PRs with All Checks Green 14
READY 13
FAILING 36
PENDING 0
NO CHECKS YET 0

These columns do not partition: 13 + 36 + 0 + 0 = 49, and there are 50 open PRs. A PR is being counted twice or not at all.

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=3c78f3c7ffb7 != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

@gHashTag
gHashTag merged commit e035ae2 into master Oct 6, 2026
25 of 26 checks passed
@gHashTag
gHashTag deleted the vc-region branch October 6, 2026 10:22
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Phase G (#6655): FPGA region identity and partial-image admission in specs/verified/region.t27

1 participant