feat(t27b): lower char literals natively as comptime_int

a998feb

Select commit

Loading

Failed to load commit list.

Uh oh!

There was an error while loading. Please reload this page.

GitGuardian

GitGuardian Security Checks

secret-scan on: pull_request 1

scan

PR Dashboard on: pull_request 1

pr-dashboard

Conflict Markers on: pull_request 2

Conflict markers (no unresolved merges)

cli-tri on: pull_request 3

cli-tri

Fix Carries Source on: pull_request 1

fix-carries-source

Issue Gate on: pull_request_target 2

check-linked-issue

Untrusted Input Gate on: pull_request 1

untrusted-input

Gate Topology on: pull_request 1

gate-topology

Harness scratch directories on: pull_request 2

No test binary shares one scratch directory

Schema Validation on: pull_request 2

validate

Verilog Widths on: pull_request 2

Verilog widths (absurd-width ledger)

PHI Loop CI on: pull_request 1

phi-loop-check

Spec Parse Ratchet on: pull_request 2

parse-ratchet

L1 TRACEABILITY Check on: pull_request 2

Check L1 TRACEABILITY

L1 Traceability Summary

Withdrawn Number Gate on: pull_request 2

withdrawn-live

Seal Coverage on: pull_request 3

coverage

Duplicate Body Ratchet on: pull_request 1

duplicate-bodies

Corpus Ratchet on: pull_request 2

Corpus ratchet (expected-failure ledger)

Documented Commands on: pull_request 2

Documented t27c subcommands exist

Damage Negatives on: pull_request 2

Damage negatives (false-positive fixtures)

Orphaned modules on: pull_request 2

Every source file is reachable from its crate root

FPGA E2E Build on: pull_request 16

fpga-smoke

fpga-lint (read_verilog + hierarchy)

fpga-synthesis

fpga-synthesis-arty

fpga-formal

fpga-conformance

fpga-bitstream

fpga-report

Emit Bit-Exact Gate (CI-02) on: pull_request 2

emit-bitexact

feat(t27b): lower char literals natively as comptime_int

Uh oh!

Select a check to view from the sidebar