fix(boards): correct Arty A7 FPGA pin and bank mappings - #5889
Merged
dmitrii-f-t27 merged 4 commits intoOct 4, 2026
Merged
Conversation
A pull request must add exactly one docs/now entry and a bee has no way to know that: its brief names a boundary file and acceptance criteria, and docs/now/ is neither. The publisher adds it rather than failing the gate. Closes gHashTag#5722 Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
tools/queen/publish.py wrote `(published DATE)`, which tools/check_now_entry_shape.py HEADING does not accept; fixed in the publisher by gHashTag#5777. Only the first line changes. Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
Closes gHashTag#5884. Closes gHashTag#5722. Preserve original PR5747 history/count_buttons coverage; resolve FPGA UART viewpoint from vendor interface and pin-map evidence.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The Arty A7 profile passed assertions that encoded incorrect board pins. This fixes reset C12->C2, FPGA UART TX A9->D10 and RX C9->A9, LEDs R5/T5/T8/T9->H5/J5/T9/T10, and all12 placeholder I/O bank IDs. RX no longer shares a pin with button1. The vendor-backed tests now cover every modeled pin, bank, I/O standard and FPGA direction.
The UART mapping is resolved from Digilent's FPGA interface direction joined to its physical pin map; the Master XDC labels describe the USB bridge/PC viewpoint. Both35T/100T vendor mappings agree. Function bodies/API, logical port names and FPGA part constants remain unchanged. Original count_buttons coverage and all three commits from #5747 remain ancestors; its publisher receipt is retained.
Closes #5884. Closes #5722.
Validation:
Limits: existing raw C string-assertion lowering still prevents full C compilation. The C SOURCE fixture replaces checks with a numeric sanity test, regenerates without editing generated files, and verifies declaration/type/function bytes match canonical output. Rust retains an existing parentheses warning. This is pin/bank metadata validation; no board, bitstream placement, timing, RF or complete inference is claimed. FPGA SKU/revision selection is a separate review.
Pinned vendor references and the execution receipt are in
docs/now/2026-10-04-arty-a7-pins-match-vendor-constraints.md.