FPGA & Embedded Systems Engineer · Xilinx Zynq, VHDL/Verilog, Embedded C · IEC 61850, IEEE 1588 PTP
Popular repositories Loading
-
GPIO_Zynq7020
GPIO_Zynq7020 PublicIt is a simplified GPIO interrupt example for Xilinx ZYNQ FPGA.
-
Zynq_DNA_Reader
Zynq_DNA_Reader PublicAXI4-Lite IP core reading the Zynq-7020 Device DNA (Verilog)
Verilog 3
-
-
WinboundQSPIFlash_Zynq7020
WinboundQSPIFlash_Zynq7020 Publicread and write using QSPI for Winbond W25Qxxx flash
C 1
-
myd-y7z010-projects
myd-y7z010-projects PublicForked from fpgadeveloper/myd-y7z010-projects
Vivado board files, constraints and projects for the MYIR MYD-Y7Z010 Dev board
C
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.