Update `output_to_verilog` to inline temporary wires, using `GateGraph`: - #471

Merged

fdxmw merged 7 commits into

UCSBarchlab:developmentfrom

Jul 25, 2025

Commits on Jul 23, 2025

Update `output_to_verilog` to inline temporary wires, using `GateGraph`:
fdxmw
committed
c94b341

Commits on Jul 24, 2025

Improve Verilog identifier naming, fix two bugs, add tests, refactor duplicated
fdxmw
committed
7be57c8
Fix some pre-existing bugs:
fdxmw
committed
3c12083
Update _NameSanitizer to try appending the current internal_index before generating an entirely new name. Fix a bug where a generated name could collide with an identifier name. Add tests.
fdxmw
committed
07ec4c3
Improve Verilog output by using sanitized MemBlock and RomBlock names instead
fdxmw
committed
c4265e9
Minor Verilog output improvements: Move lines with only "begin" to the end of previous line, remove an unnecessary begin/end block, put "end else begin" on the same line.
fdxmw
committed
bd716e8

Commits on Jul 25, 2025

Clean up `output_to_verilog`'s newline logic. This simplifies the code and removes an unnecessary blank line from the generated output.
fdxmw
committed
a3bc638