Skip to content

Add support for Smart Zynq SL FPGA board - #13

Merged
jjts merged 3 commits into
IObundle:mainfrom
arturum1:main
Aug 19, 2026
Merged

jjts merged 3 commits into
IObundle:mainfrom
arturum1:main

Conversation

@arturum1

@arturum1 arturum1 commented Aug 19, 2026 •

Copy link
Copy Markdown
Contributor

Related to PR IObundle/py2hwsw#447

Smart Zynq SL has been verified to work with ethernet under Linux.

# Start a Nix environment:
nix-shell

# Generate and run the SoCLinux system in the smart_zynq_sl FPGA board:
make fpga-build fpga-run BOARD=iob_smart_zynq_sl

# Run the Linux OS on the FPGA board:
make fpga-run BOARD=iob_smart_zynq_sl RUN_LINUX=1

ZCU104 and Zybo Z7 boards are untested, but will likely fail during booloader ethernet transfers since their wrappers don't currently connect iob_eth to their PHY chips.

Smart Zynq SL has been verified to work with ethernet under Linux.

ZCU104 and Zybo Z7 boards are untested, but will likely fail during booloader
ethernet transfers since their wrappers don't currently connect iob_eth to their
PHY chips.
@jjts
jjts merged commit 9b51af4 into IObundle:main Aug 19, 2026
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants